UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/797,463	03/10/2004	Kyoung-Hwan Yeo	5649-1238	4432
	7590 01/07/200 L SIBLEY & SAJOVE	EXAMINER		
PO BOX 37428			STARK, JARRETT J	
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER
			2823	
			MAIL DATE	DELIVERY MODE
			01/07/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/797,463	YEO ET AL.				
Office Action Summary	Examiner	Art Unit				
	JARRETT J. STARK	2823				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	lely filed the mailing date of this communication. (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>01 De</u>	ecember 2008					
• • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·					
<i>,</i> —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims	,					
	Claim(s) <u>12-30</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) <u>12-30</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)	. 🗖					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08) 5) Notice of Informal Patent Application						
Paper No(s)/Mail Date 6) Other:						

DETAILED ACTION

Response to Arguments

Applicant's arguments directed to the newly presented amendments filed 12/1/2008 have been fully considered but they are not persuasive.

Specifically "region[s]" is a broad term which does not exclude the plurality of vertically stacked source/drain junctions as argued by the Applicants. The Applicants admit in the remarks filed 12/1/2008 that the prior art reference Maegawa discloses a "plurality of vertically stacked sources and vertically stacked junctions [channel]" As presented supra a vertically stacked source will implicitly consists of a vertical source region. Regardless, this feature is implicitly depicted by figure 27C of Maegawa. Layer [3] of figure 27 is disclosed as the active layer [channel, source, & drain]. Maegawa furter explicitly states: "Arsenic is introduced by ion implantation into a portion of channel silicon film 3 not covered with polysilicon film (gate electrode) 6 to form N-type regions, i.e., source and drain regions of the thin-film transistor." Thus it is clearly understood that source/drain is formed in the region circled below in figure 27C. This figure clearly depicts two distinct vertically stacked channels, on either side of a single gate, and a common vertical source/drain region connecting the two channels. Maegawa then further explains the process of forming the device depicted in figure 27C can be repeated to form a device that comprises a plurality of gates and channels as shown in figure 30.

FIG. 30

Art Unit: 2823

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -


(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 12- 19 and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Maegawa (US 5,583,362).

Application/Control Number: 10/797,463

Art Unit: 2823

FIG. 30




Regarding claims 12 and 30, <u>Maegawa</u> discloses a method of forming a unit cell of a metal oxide semiconductor (MOS) transistor, comprising:

forming a MOS transistor on an integrated circuit substrate including an isolation layer (fig. 30 layer 2) and an active region higher than the isolation layer (Fig. 30, layers 3a, 3b, 3c, 3d, 3e,...), the MOS transistor having a pair of junctions consisting of a vertical source and a drain region (Inherent feature *not shown due the cross-sectional view of figure 30, however this limitation if clearly depicted in figure 27C as presented supra.)* on the isolation layer, and a plurality of gates on the active region, the plurality of gates being stacked (*Fig. 30, layers 22, 23, 25, 26, 27,...*) between the source region ant the drain region (*Not shown due the cross-sectional view of figure 30, however source and drains are inherently required to be adjacent either side of each channel. A channel can not function without a source and drain*);

forming a horizontal channel between the source and drain regions, the horizontal channel including at least two horizontal channel regions formed in spaced apart patterns (Fig. 30), wherein the source and drain regions are vertically formed to cover the sides of the active region in other patterns adjacent to sides of the spaced apart patterns (not shown due the cross-sectional view of figure 30, however source and drains are inherently required to be adjacent either side of each channel. A channel can not function without a source and drain) so that the pair of vertical source and drain regions contact the sides of the ate least two spaced apart horizontal channel regions (Figure 30 --See figure 27C and Col. 6 lines 64-67 for a depiction of one layer of the vertical source/drain regions which are implicitly disclosed by figure 30.); and

FIG. 30



forming a vertical source and drain electrode electrically connected t the vertical source region and a vertical drain electrode electrically connected to the vertical drain region (Col. 8, lines 65-67).

Regarding claim 13, <u>Maegawa</u> discloses the method of claim 12, wherein forming the at least two spaced apart horizontal channel region comprises: forming an

active region on the integrated circuit substrate; and forming at least one epitaxial pattern on the active region and spaced apart from the active region (Col. 5 lines 5-20).

Page 6

Regarding claims 14 & 15, Maegawa discloses the method of claim 13, wherein forming the at least one epitaxial pattern comprises forming first and second epitaxial patterns, the second epitaxial pattern being on the first epitaxial pattern and spaced apart from the first epitaxial pattern, the method further comprising: forming a mask pattern on the second epitaxial pattern (Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9 - patterned by photolithography will inherently involve masks).

Regarding claim 16, Maegawa discloses the method of claim 12, wherein forming the pair of junctions comprises forming vertical source and drain region, the vertical drain regions, the vertical source region being on a first side of the horizontal channel region and the vertical drain region being on a second side of the horizontal channel region and spaced apart from the vertical source region (Fig 15 & Col. 6 lines 53-57).

Regarding claim 17, Maegawa discloses the method of claim 16, further comprising: forming a gate pattern (Fig 30-[26]) on the horizontal channel (Fig 30-[3c]) and between the at least two spaced apart horizontal channel regions (Fig 30-[3c and

Art Unit: 2823

3d]); and forming a gate insulation layer (Fig 30-[5c and 5d])between the gate pattern and the at least two spaced apart horizontal channel regions.

Regarding claim 18, <u>Maegawa</u> discloses the method of claim 17, further comprising:

forming a first insulation pattern (Fig 15. – insulation layers [2] and/or [5]) among the source electrode and drain electrode and the integrated circuit substrate and between the gate pattern and the integrated circuit substrate.

Regarding claim 19, Maegawa discloses the method of claim 18, further comprising: forming a mask pattern on the horizontal channel, wherein the gate pattern extends between an upper channel region of the at least two spaced apart horizontal channel regions and the mask pattern (Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9 - patterned by photolithography will inherently involve masks).3


Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.


Claims 20 –29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maegawa (US 5,583,362) as applied in claim 19 above and in further view of Nakajima (US 6,420,758).

Regarding claim 20, Maegawa in view of Nakajima discloses the method of claim 19, further comprising: forming a second insulation pattern (Fig. 15 – [5]) on the horizontal channel, the vertical source region and vertical drain region (Fig. 15 – [3] – source and drain regions left and right of gate 6a), wherein the second insulation pattern defines a gate opening on the horizontal channel (Fig. 15 – circled by Examiner for clarity), wherein the gate pattern is provided in the gate opening and



Maegawa does not explicitly disclose wherein the source and drain electrodes extend through the second insulation pattern and are connected to the vertical source drain regions. It is however notoriously well known extend the source and drain electrodes through the insulation pattern to make electrical contact with the source and drain electrodes. An example of this is shown by Nakajima in Figure 2E below. The

figure shows a commonly used method of connecting source and drain electrodes to the source and drain trough an insulating layer.



It would have been within the scope of one of ordinary skill in the art at the time of the invention to combine the teachings of <u>Maegawa</u> and <u>Nakajima</u> to enable the source/drain electrode formation step of <u>Maegawa</u> to be performed according to the teachings of <u>Nakajima</u> because one of ordinary skill in art at the time of the invention would have been motivated to look to alternative suitable methods of performing the disclosed source/drain electrode formation step of <u>Maegawa</u> and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

Regarding claim 21, <u>Maegawa</u> in view of <u>Nakajima</u> discloses the method of claim 20, further comprising: forming a third insulation pattern on the second insulation pattern and the gate pattern, wherein the source and drain electrodes extended through the third insulation pattern (<u>Nakajima</u>, layer [116]) and the second insulation pattern and are connected to the vertical source and drain regions.

Art Unit: 2823

Regarding claim 22, <u>Maegawa</u> in view of <u>Nakajima</u> discloses the method of claim 21, wherein an upper surface of the first insulation pattern is higher relative to a lower surface of the gate pattern. (<u>Maegawa</u>, Fig. 15 first insulating layer [5] is above lower gate pattern [6b])

Regarding claim 23, <u>Maegawa</u> in view of <u>Nakajima</u> discloses a method of fabricating a transistor comprising:

forming a trench region on an integrated circuit substrate to define an active region (Maegawa, Fig. 1A);


forming a stacked structure including at least one set of first epitaxial patterns and second epitaxial patterns on the active region (Maegawa, Fig. 30);

forming a first insulation pattern on a floor of the trench (<u>Maegawa</u>, Fig. 1B);; growing a third epitaxial layer on sidewalls of at least one set of first and second epitaxial patterns(<u>Maegawa</u>, Fig. 1A);

forming a second insulation pattern on a surface of the integrated circuit substrate, the second insulation pattern defining a gate opening that exposes at least a portion of the third epitaxial layer (Figs 17A-B & 30);

Application/Control Number: 10/797,463

Art Unit: 2823



removing the third epitaxial layer in the gate opening to expose the set of at least one first and second epitaxial patterns (Maegawa, Figs 17A-B & 30);

selectively etching the first epitaxial patterns of the set of at least one first and second epitaxial patterns to form a horizontal channel region having a plurality of spaced apart channel layers (Maegawa, Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9);

forming a gate oxide layer on a surface of channel layers (<u>Maegawa</u>, layer [5]); forming a gate pattern on the horizontal channel and in gap regions between the channel layers and the gate opening (<u>Maegawa</u>, Figs 17A-B & 30); and

forming a vertical source electrode and vertical drain electrode penetrating the second insulation pattern to be connected to the third epitaxial layer (<u>Nakajima</u>, Figure 2E).

Regarding claim 24, Maegawa in view of Nakajima discloses the method of claim 23, wherein forming the trench and a stacked structure further comprises: alternately stacking sets of first and second epitaxial layers on the integrated circuit substrate; and patterning the sets of the first and second epitaxial layers and the

integrated circuit substrate to form a trench, and sets of the first and second epitaxial patterns (Maegawa, Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9 & Figs 17A-B & 30).

Regarding claim 25, <u>Maegawa</u> in view of <u>Nakajima</u> discloses the method of claim 23, wherein the first and third epitaxial layers comprise silicon and wherein the second epitaxial layer comprises silicon germanium.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the second epitaxial layer of silicon germanium, since it has been held to be within the general skill of a worker in the art to select a known material on the base of its suitability, for its intended use involves only ordinary skill in the art. <u>In re Leshin</u>, 125 USPQ 416.

Regarding claim 26, Maegawa in view of Nakajima discloses the method of claim 23, wherein an upper surface of the first insulation pattern is formed lower relative to the first epitaxial layer (Maegawa, Fig. 15 first insulating layer [5] is above lower gate pattern [6b]).

Regarding claim 27, Maegawa in view of Nakajima discloses the method of claim 23, wherein forming the second insulation pattern is preceded by: forming an etch stop layer conformally on a resultant structure including the third epitaxial layer

Art Unit: 2823

(Maegawa, Figs 30 shows that the top epitaxial layer is patterned with out affecting the insulating layer directly below it, therefore obviously indicating that the insulating layer is an etch stop), wherein forming the gate opening comprises sequentially patterning the second insulation pattern and the etch stop layer and wherein the source and drain electrodes penetrate the etch stop layer (Nakajima, Figure 2E) to be connected to the third epitaxial layer (Maegawa, Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9).

Regarding claim 28, <u>Maegawa</u> in view of <u>Nakajima</u> discloses the method of claim 23, wherein forming the second insulation pattern is preceded by: implanting impurities in the first and second epitaxial layers to form channel doped layers; and implanting impurities into the third epitaxial layer to form a vertical source region and vertical drain region (<u>Maegawa</u>, Fig 15 & Col. 6 lines 53-57).

Regarding claim 29, <u>Maegawa</u> in view of <u>Nakajima</u> discloses the method of claim 23, wherein forming the stacking structure of the first and second epitaxial patterns further comprises forming a mask pattern at the upper most layer, and wherein the first and second epitaxial patterns are alternately stacked (<u>Maegawa</u>, Col. 5 lines 5-20 & Col. 1 line 65 → Col. 2 line 9 – photolithography is used to pattern the repeated layers shown in Figs 17A-B & 30, there for is obvious that the upper most layer will have a mask to form the pattern).

Art Unit: 2823

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JARRETT J. STARK whose telephone number is (571)272-6005. The examiner can normally be reached on Monday - Thursday 7:00AM - 5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Michelle Estrada/ Primary Examiner, Art Unit 2823

12/30/2008 /J. J. S./ Examiner, Art Unit 2823